Revision History

Revision 0.1 (May. 2007)

- First release.

Revision 0.2 (May. 2008)..

 change package out-line spec : from 12.5mm x 10.0mm to 12.0mm x 10.0mm

Revision 0.3 (Aug. 2008).. - change ICC spec :

change ICC spec : ICC2N : 12 MA ICC2Ns. : 5 MA ICC3P : 2 MA ICC3Ps. : 1 MA ICC3N : 15 MA ICC5 : 120 MA

Revision 0.4 (May. 2009)..

- Add -6 Speed product

512Mb (8M×4Bank×16) Synchronous DRAM

Features

- Fully Synchronous to Positive Clock Edge
- VDD= 1.8V +/- 0.1V for 133MHz Power Supply VDD= 1.85V+/- 0.1V for 166MHz
- LVCMOS Compatible with Multiplexed Address
- Programmable Burst Length (B/L) 1, 2, 4, 8 or Full Page
- Programmable CAS Latency (C/L) 2 or 3
- Data Mask (DQM) for Read / Write Masking
- Programmable Wrap Sequence
 - Sequential (B/L = 1/2/4/8/full Page)
 - Interleave (B/L = 1/2/4/8)
- Burst Read with Single-bit Write Operation
- All Inputs are Sampled at the Rising Edge of the System Clock
- Auto Refresh and Self Refresh
- 8,192 Refresh Cycles / 64ms (7.8us)
- Partial Array Self-Refresh (PASR)
- Auto Temperature Compensated Self-Refresh(TCSR)
 - by built-in temperature sensor
- Driver strength: normal/weak


Description

The EM48BM1684LBA is Synchronous Dynamic Random Access Memory (SDRAM) organized as 8Meg words x 4 banks by 16 bits. All inputs and outputs are synchronized with the positive edge of the clock.

The 512Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 1.8V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVCMOS. Available packages:

FBGA 54B 12.0mm x 10mm x 1.2mm.

С	Ordering Information	on				
	Part No	Organization	Max. Freq	Package	Grade	Pb
	EM48BM1684LBA-75F	32M X 16	133MHz @CL3	FBGA -54B	Commercial	Free
	EM48BM1684LBA-75E	32M X 16	133MHz @CL3	FBGA -54B	Extend temp.	Free
	EM48BM1684LBA-6F	32M X 16	166MHz @CL3	FBGA -54B	Commercial	Free
	EM48BM1684LBA-6E	32M X 16	166MHz @CL3	FBGA -54B	Extend temp.	Free



* EOREX reserves the right to change products or specification without notice.

Pin Assignment: TFBGA 54B

1	2	3		7	8	9
VSS	DQ15	VSSQ	Α	VDDQ	DQ0	VDD
DQ14	DQ13	VDDQ	В	VSSQ	DQ2	DQ1
DQ12	DQ11	VSSQ	С	VDDQ	DQ4	DQ3
DQ10	DQ9	VDDQ	D	VSSQ	DQ6	DQ5
DQ8	NC	VSS	E	VDD	LDQM	DQ7
UDQM	CLK	CKE	F	/CAS	/RAS	/WE
A12	A11	A9	G	BA0	BA1	/CS
A8	A7	A6	н	A0	A1	A10
VSS	A5	A4	J	A3	A2	VDD

54ball FBGA / (12mm ×10mm)

Pin Description (Simplified)

Pin	Name	Function
F2	CLK	(System Clock)
12	OEIX	Master clock input (Active on the positive rising edge)
G9	/CS	(Chip Select)
		Selects chip when active
		(Clock Enable)
F3	CKE	Activates the CLK when "H" and deactivates when "L".
		CKE should be enabled at least one cycle prior to new
		command. Disable input buffers for power down in standby.
		(Address) Row address (A0 to A12) is determined by A0 to A12 level at
		the bank active command cycle CLK rising edge.
		CA (CA0 to CA9) is determined by A0 to A9 level at the read or
H7,H8,J8,J7,J3,		write command cycle CLK rising edge.
J2,H3,H2,H1,G3,	A0~A12	And this column address becomes burst access start address.
H9,G2,G1		A10 defines the pre-charge mode. When A10= High at the
		pre-charge command cycle, all banks are pre-charged.
		But when A10= Low at the pre-charge command cycle, only the
		bank that is selected by BA0/BA1 is pre-charged.
G7,G8	BA0, BA1	(Bank Address)
07,00	BAO, BAT	Selects which bank is to be active.
		(Row Address Strobe)
F8	/RAS	Latches Row Addresses on the positive rising edge of the CLK
		with /RAS "L". Enables row access & pre-charge.
F7	/CAS	(Column Address Strobe)
F7	/CAS	Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
		(Write Enable)
F9	/WE	Latches Column Addresses on the positive rising edge of the
10	,,,,	CLK with /CAS low. Enables column access.
		(Data Input/Output Mask)
F1/E8	UDQM/LDQM	DQM controls I/O buffers.
A8,B9,B8,C9,C8,		
D9,D8,E9,E1,D2,	DQ0~DQ15	(Data Input/Output) DQ pins have the same function as I/O pins on a conventional
D1,C2,C1,B2,B1,		DQ pins have the same function as i/O pins of a conventional DRAM.
A2		
A9,E7,J9/	V _{DD} /V _{SS}	(Power Supply/Ground)
A1,E3,J1	· • • • • • • • • • • • • • • • • • • •	V_{DD} and V_{SS} are power supply pins for internal circuits.
A7,B3,C7,D3/	V_{DDQ}/V_{SSQ}	(Power Supply/Ground)
A3,B7,C3,D7	224 004	V_{DDQ} and V_{SSQ} are power supply pins for the output buffers.
ED		(No Connection)
E2	NC	This pin is recommended to be left No Connection on the device.

Absolute Maximum Rating

Symbol	Item	Rating		Units
V _{IN} , V _{OUT}	Input, Output Voltage	-0.3 ~ +2.3		V
V_{DD}, V_{DDQ}	Power Supply Voltage	-0.3 ~ +2.3		V
T _{OP}	Operating Temperature Range	Commercial	0 ~ +70	°C
		Extended	-25 ~ +85	
T _{STG}	Storage Temperature Range	-55 ~ +125		°C
P _D	Power Dissipation	1		W
l _{os}	Short Circuit Current	5	0	mA

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (V_{CC} =1.8V \pm 0.1V, f=1MHz, T_A=25°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
C _{CLK}	Clock Capacitance			4.5	pF
Cı	Input Capacitance for CLK, CKE, Address, /CS, /RAS, /CAS, /WE, DQML, DQMU	2.0		4.5	pF
Co	Input/Output Capacitance	3.5		6.0	рF

Recommended DC Operating Conditions (T_A=0°C ~+70°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
V _{DD}	Power Supply Voltage	1.7	1.8	1.9	V
V _{DDQ}	Power Supply Voltage (for I/O Buffer)	1.7	1.8	1.9	V
V _{IH}	Input Logic High Voltage			V_{DDQ} +0.3	V
VIL	Input Logic Low Voltage	-0.3		0.3	V

Note: * All voltages referred to V_{SS}.

* V_{IH} (max.) = V_{DD} +0.8V for pulse width 4ns

* V_{IL} (min.) = Vss-0.8V for pulse width 4ns

* VDD/VDDQ min spec= 1.75V for 166MHz speed

* VDD/VDDQ max spec= 1.95V for 166MHz speed

Recommended DC Operating Conditions

(V_DD=1.8V \pm 0.1V, T_A=0°C ~ 70°C)

Symbol	Parameter	Test Conditions	Max.	Units
I _{CC1}	Operating Current (Note 1)	Burst length=1, t _{RC} ≥t _{RC} (min.), I _{OL} =0mA, One bank active	70	mA
I _{CC2P}	Precharge Standby Current in	CKE≤V _{IL} (max.), t _{CK} =15ns	1	mA
I _{CC2PS}	Power Down Mode	CKE≤V _{IL} (max.), t _{CK} =∞	1	mA
I _{CC2N}	Precharge Standby Current in Non-power Down Mode	CKE≥V _{IL} (min.), t _{CK} =15ns, /CS≥V _{IH} (min.) Input signals are changed one time during 30ns	12	mA
I _{CC2NS}		CKE≥V _{IL} (min.), t _{CK} =∞ , Input signals are stable	5	mA
I _{CC3P}	Active Standby Current in	CKE≤V _{IL} (max.), t _{CK} =15ns	2	mA
I _{CC3PS}	Power Down Mode	CKE≤V _{IL} (max.), t _{CK} =∞	1	mA
I _{CC3N}	Active Standby Current in Non-power Down Mode	CKE≥V _{IL} (min.), t _{CK} =15ns, /CS≥V _{IH} (min.) Input signals are changed one time during 30ns	15	mA
I _{CC3NS}		CKE≥V _{IL} (min.), t _{CK} =∞ , Input signals are stable	7	mA
I _{CC4}	Operating Current (Burst Mode) ^(Note 2)	t _{CCD} ≥2CLKs, I _{OL} =0mA	90	mA
I_{CC5}	Refresh Current (Note 3)	t _{RC} ≥t _{RC} (min.)	120	mA
I _{CC6}	Self Refresh Current	CKE≤0.2V	See Next Page	mA

*All voltages referenced to V_{SS} .

Note 1: I_{CC1} depends on output loading and cycle rates. Specified values are obtained with the output open. Input signals are changed only one time during t_{CK} (min.)

Note 2: I_{CC4} depends on output loading and cycle rates. Specified values are obtained with the output open. Input signals are changed only one time during t_{CK} (min.)

Note 3: Input signals are changed only one time during t_{CK} (min.)

Recommended DC Operating Conditions (Continued)


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
IIL	Input Leakage Current	$0 \le V_I \le V_{DDQ}$, $V_{DDQ} = V_{DD}$ All other pins not under test=0V	-2		+2	uA
I _{OL}	Output Leakage Current	$0 \le V_O \le V_{DDQ}$, D_{OUT} is disabled	-1.5		+1.5	uA
V _{OH}	High Level Output Voltage	I ₀ =-0.1mA	V_{DDQ} -0.2			V
V _{OL}	Low Level Output Voltage	I ₀ =+0.1mA			0.2	V

ICC6 DC CHARACTERISTICS

Symbol	TCSR	45°C	85/70°C	Units
	Full Array	400	700	uA
ICC6	1/2 of Full	350	500	uA
	1/4 of Full	280	400	uA

eorex


Block Diagram



AC Operating Test Conditions

(V _{DD} =3.3V±0.3V, T _A =0°C ~70°	C)
---	----

Item	Conditions
Output Reference Level	0.9V/0.9V
Output Load	See diagram as below
Input Signal Level	1.6V/0.2V
Transition Time of Input Signals	0.5ns
Input Reference Level	0.9V
ľ\O	



AC Operating Test Characteristics

$(V_{\text{DD}}\text{=}1.8\text{V}\pm0.1\text{V}\text{,}$	T₄=0°C ~70°C)
$(100 100 \pm 0.10)$	$I_A \circ \circ I \circ \circ$

Symbol	Parameter		-	6	-7	<i>.</i> 5	Units
Symbol	Falameter		Min.	Max.	Min.	Max.	Units
+	Clock Cycle Time	CL=3	6		7.5		ns
t _{СК}		CL=2	12		12		115
+	Access Time form CLK	CL=3		5.6		6	20
t _{AC}	Access Time form CLK	CL=2		8		8	ns
t _{CH}	CLK High Level Width		2.5		2.5		ns
t _{CL}	CLK Low Level Width		2.5		2.5		ns
+	Data-out Hold Time	CL=3	2		2		20
t _{ОН}		CL=2	2		2		ns
+	Data-out High Impedance	CL=3		5.6		6	20
t _{HZ}	Time ^(Note 5)	CL=2		8		8	ns
t _{LZ}	Data-out Low Impedance Tir	ne	1		1		ns
t _{IH}	Input Hold Time		1		1		ns
t _{IS}	Input Setup Time		1.5		1.5		ns

 * All voltages referenced to V_{SS}.

Note 5: t_{HZ} defines the time at which the output achieve the open circuit condition and is not referenced to output voltage levels.

eorex

AC Operating Test Characteristics (Continued)

Symbol	Parameter		-	6	-7	75	Units
Symbol	Farameter		Min.	Max.	Min.	Max.	Units
t _{RC}	ACTIVE to ACTIVE Commar Period (Note 6)	nd	60		75		ns
t _{RC}	ACTIVE to refresh Command Period (Note 6)	d	120		120		ns
t _{RAS}	ACTIVE to PRECHARGE Command Period (Note 6)		48	100k	60	100k	ns
t _{RP}	PRECHARGE to ACTIVE Command Period (Note 6)		20		22.5		ns
t _{RCD}	ACTIVE to READ/WRITE De Time (Note 6)	elay	20		22.5		ns
t _{RRD}	ACTIVE(one) to ACTIVE(and Command ^(Note 6)	other)	12		15		ns
t _{CCD}	READ/WRITE Command to READ/WRITE Command		1		1		CLK
t _{DPL}	Date-in to PRECHARGE Command		2		2		CLK
t _{BDL}	Date-in to BURST Stop Com	mand	1		1		CLK
	Data-out to High	CL=3	3		3		
t _{ROH}	Impedance from PRECHARGE Command	CL=2	2		2		CLK
t _{REF}	Refresh Time (4,096 cycle)			64		64	ms

 $(V_{DD}=1.8V \pm 0.1V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

* All voltages referenced to V_{SS}.

Note 6: These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows:

The number of clock cycles = Specified value of timing/clock period (Count Fractions as a whole number)


Recommended Power On and Initialization

The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs. (Like a conventional DRAM) During power on, all V_{DD} and V_{DDQ} pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed V_{DD} +0.3V on any of the input pins or V_{DD} supplies. (CLK signal started at same time)

After power on, an initial pause of 200 µs is required followed by a precharge of all banks using the precharge command.

To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.

Simplified State Diagram



Address Input for Mode Register Set

A1	BA0	A12/	′A11	A10	A9	A8	A7	A6	;	A5	A4	A3	A2	A	1 /	A0
		C	peratio	on Mo	de			(CAS	Laten	су	BT	B	urst L	ength	٦
												Burst	t Leng	th		
										Sequ	ential	Inter	leave	A2	A1	A0
										1			1	0	0	0
										2	2		2	0	0	1
										4	ŀ	4	4	0	1	0
										8			8	0	1	1
										Rese			erved	1	0	0
										Rese			erved	1	0	1
										Rese			erved	1	1	0
										Full F	age	Rese	erved	1	1	1
							rleave uential					1 0				
					CAS I	_atency		A6		A5		A4				
						erved		0		0		0				
						erved		0		0		1				
						2		0		1		0				
						3		0		1		1				
						erved		1		0		0				
						erved		1		0		1				
						erved		1		1		0				
	7			L	ĸes	erved		1		1		1				
E	BA1	BA0	A12//	A11	A10	A9	A8		A7			Opera	tion M	ode		
_	0	0	0		0	0	0		0				ormal			
	0	•	0		-											

Burst Type (A3)

Burst Length	A2	A1	A0	Sequential Addressing	Interleave Addressing
2	Х	Х	0	0 1	0 1
Z	Х	Х	0	10	10
	Х	0	0	0123	0123
4	Х	0	1	1230	1032
4	Х	1	0	2301	2301
	Х	1	1	3012	3210
	0	0	0	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7
	0	0	1	12345670	10325476
	0	1	0	23456701	23016745
8	0	1	1	34567012	32107654
0	1	0	0	45670123	45670123
	1	0	1	56701234	54761032
	1	1	0	67012345	67452301
	1	1	1	70123456	76543210
Full Page*	n	n	n	Cn Cn+1 Cn+2	-

* Page length is a function of I/O organization and column addressing ×16 (CA0 ~ CA8): Full page = 1024bits

Extended Mode Register Set (EMRS)

The Extended mode register is written by asserting low on /CS, /RAS, /CAS, /WE and high on BA1 (The DDR SDRAM should be in all bank precharge with CKE already prior to writing into the extended mode register.) The state of address pins A0-A10 and BA1 in the same cycle as /CS, /RAS, /CAS, and /WE going low is written in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. High on BA0 is used for EMRS. All the other address pins except A0 and BA0 must be set to low for proper EMRS operation.

BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A	1	40
1	0	0	0	0	0	0	D	S	0	0		PAS	ŝR	
							i							1
								Self F	Refresh		age	A2	A1	A0
									All Ba			0	0	0
									Banks			0	0	1
								One B	ank (BA		1=0)	0	1	0
									Reser			0	1	1
									Reser			1	0	0
									Reser			1	0	1
									Reser			1	1	0
									Reser	vea		1	1	1
				Driver	Strengt	h	A6	A	5					
				f	ull		0	0						
				1/2 S	trength		0	1						
				1/4 S	trength		1	0						
				Res	erved		1	1						
	BA1		MRS	6										
	0		Norm	al										
	1		EMR	S										

Output Drive Strength

The normal drive strength got all outputs is specified to be LV-CMOS. By setting EMRS specific parameter on A6 and A5, driving capability of data output drivers is selected.

Temperature Compensated Self-Refresh

TCSR controlled by programming in the extended mode register (EMRS). The memory automatically changes the self-refresh cycle by temperature fluctuations.

Partial Array Self Refresh

In EMRS setting ,memory array size to be refreshed during self-refresh operation is programmable in order to reduce power. Data outside the defined area will not be retained during self-refresh.

Command	Symbol	CK	E	/CS	/RAS	/CAS	/WE	BA0,	A10	A11,
Command	Symbol	n-1	n			7043	/ / / L	BA1	AIU	A9~A10
Ignore Command	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х
No Operation	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х
Burst Stop	BSTH	Н	Х	L	Н	Н	L	Х	Х	Х
Read	READ	Н	Х	L	Н	L	Н	V	L	V
Read with Auto Pre-charge	READA	Н	Х	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Н	Х	L	L	Н	Н	V	Н	V
Bank Activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Pre-charge All Banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode Register Set	MRS	Н	Х	L	L	L	L	L	L	V

1. Command Truth Table

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

2. DQM Truth Table

Command	Symbol	CI	KE	/CS
Command	Symbol	n-1	n	703
Data Write/Output Enable	ENB	Н	Х	Н
Data Mask/Output Disable	MASK	Н	Х	L
Upper Byte Write Enable/Output Enable	BSTH	Н	Х	L
Read	READ	Н	Х	L
Read with Auto Pre-charge	READA	Н	Х	L
Write	WRIT	Н	Х	L
Write with Auto Pre-charge	WRITA	Н	Х	L
Bank Activate	ACT	Н	Х	L
Pre-charge Select Bank	PRE	Н	Х	L
Pre-charge All Banks	PALL	Н	Х	L
Mode Register Set	MRS	Н	Х	L

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

3. CKE Truth Table

Item	Command	Symbol	CK	Έ	/CS	/RAS	/CAS	/WE	Addr.
nem	Command	Symbol	n-1	n	/03	/1143	/043	/ / / L	Auui.
Activating	Clock Suspend Mode Entry		Н	L	Х	Х	Х	Х	Х
Any	Clock Suspend Mode		L	L	Х	Х	Х	Х	Х
Clock Suspend	Clock Suspend Mode Exit		L	н	Х	Х	Х	Х	х
Idle	CBR Refresh Command	REF	Н	Н	L	L	L	Н	Х
Idle	Self Refresh Entry	SELF	Н	L	L	L	L	Н	Х
Self Refresh	Self Refresh Exit		L	Н	L	Н	Н	Н	Х
Sell Kellesh			L	Н	Н	Х	Х	Х	Х
Idle	Power Down Entry		Н	L	Х	Х	Х	Х	Х
Power Down	Power Down Exit		L	Н	Х	Х	Х	Х	Х

Remark H = High level, L = Low level, X = High or Low level (Don't care)

4. Operative Command Table (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action	
	н	Х	Х	Х	Х	DESL	Nop or power down (Note 8)	
	L	Н	Н	Х	Х	NOP or BST	Nop or power down (Note 8)	
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)	
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)	
Idle	L	1	Н	H	BA/RA	ACT	Row activating	
	L	L	н	L	BA, A10	PRE/PALL	Nop	
	L	L	L	н	X	REF/SELF	Refresh or self refresh (Note 10)	
	L	L	L	L	Op-Code	MRS	Mode register accessing	
	Н	Х	Х	Х	Х	DESL	Nop	
	L	Н	Н	Х	Х	NOP or BST	Nop	
	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read: Determine AP (Note 11)	
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write: Determine AP (Note 11)	
Active	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)	
	L	L	Н	L	BA, A10	PRE/PALL	Pre-charge (Note 12)	
	L	L	L	н	X	REF/SELF	ILLEGAL (Note 10)	
		L	L	L	Op-Code	MRS	ILLEGAL	
	H	X	X	X	X	DESL	Continue burst to end \rightarrow Row active	
	L	Н	Н	Н	X	NOP	Continue burst to end \rightarrow Row active	
	L	Н	н	L	Х	BST	Burst stop \rightarrow Row active	
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, new read: Determine AP ^(Note 13)	
Read	L	L	L	L	BA/CA/A10	WRIT/WRITA Terminate burst, start write: Determine AP (<i>Note 13, 14</i>)		
	L	L	н	н	BA/RA	ACT	ILLEGAL (Note 9)	
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 10)	
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	н	х	Х	Х	х	DESL	Continue burst to end \rightarrow Write recovering	
	L	н	Н	н	Х	NOP	Continue burst to end \rightarrow Write recovering	
	L	Н	Н	L	Х	BST	Burst stop \rightarrow Row active	
	L	н	L	н	BA/CA/A10	READ/READA	Terminate burst, start read: Determine AP 7, 8 ^(Note 13, 14)	
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write: Determine AP 7 ^(Note 13)	
	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)	
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 15)	
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

Remark H = High level, L = Low level, X = High or Low level (Don't care)

eorex

4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Н	х	Х	Х	х	DESL	Continue burst to end \rightarrow Pre-charging
	L	н	Н	Н	х	NOP	Continue burst to end \rightarrow Pre-charging
	L	Н	Н	L	Х	BST	ILLEGAL
Read with	L	н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ^(Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	х	Х	DESL	Burst to end \rightarrow Write recovering with auto pre-charge
	L	н	Н	н	х	NOP	Continue burst to end \rightarrow Write recovering with auto pre-charge
	L	н	н	L	Х	BST	ILLEGAL
Write with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)
	L	L	Н	н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ^(Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter idle after t _{RP}
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter idle after t _{RP}
	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL ^(Note 9)
Pre-charging	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	н	L	BA, A10	PRE/PALL	Nop \rightarrow Enter idle after t _{RP}
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter idle after t _{RCD}
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter idle after t _{RCD}
	L	Н	Н	L	Х	BST	ILLEGAL
Row	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
Activating	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9, 16)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ^(Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter row active after t _{DPL}
	L	Н	Н	Т	Х	NOP	Nop \rightarrow Enter row active after t _{DPL}
	L	Н	Н	∟	Х	BST	Nop \rightarrow Enter row active after t _{DPL}
	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP
Write	L	н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP (Note 14)
Recovering	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter pre-charge after t _{DPL}
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter pre-charge after t _{DPL}
	L	Н	Н	L	Х	BST	Nop \rightarrow Enter pre-charge after t _{DPL}
Write	L	н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9, 14)
Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)
with AP	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	H	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter idle after t _{RC}
	L	Н	Н	Х	Х	NOP/BST	Nop \rightarrow Enter idle after t _{RC}
Refreshing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL
	L	L	Н	Х	Х	ACT/PRE/PALL	ILLEGAL
	L	L	L	Х	Х	REF/SELF/MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop
Mode	L	Н	Н	Н	Х	NOP	Nop
Register	L	Н	Н	L	Х	BST	ILLEGAL
Accessing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL
	L	L	х	Х	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

Note 7: All entries assume that CKE was active (High level) during the preceding clock cycle.

Note 8: If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode. All input buffers except CKE will be disabled.

Note 9: Illegal to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

- *Note 10:* If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode. All input buffers except CKE will be disabled.
- *Note 11:* Illegal if t_{RCD} is not satisfied.
- *Note 12:* Illegal if t_{RAS} is not satisfied.
- *Note 13:* Must satisfy burst interrupt condition.
- *Note 14:* Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- *Note 15:* Must mask preceding data which don't satisfy t_{DPL}.

Note 16: Illegal if t_{RRD} is not satisfied.

eorex

5. Command Truth Table for CKE


	Cł	٢E	100	(5				
Current State	n-1	n	/CS	/R	/C	/W	Addr.	Action
	н	Х	х	х	х	Х	Х	INVALID, CLK(n-1) would exit self refresh
	L	Н	Н	Х	Х	Х	Х	Self refresh recovery
Self Refresh	L	Н	L	Н	Н	Х	Х	Self refresh recovery
	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	Maintain self refresh
	Н	Н	Н	Х	Х	Х	Х	Idle after t _{RC}
	Н	Н	L	Н	Н	Х	Х	Idle after t _{RC}
	Н	Н	L	Н	L	Х	Х	ILLEGAL
Self Refresh	Н	Н	L	L	Х	Х	Х	ILLEGAL
Recovery	Н	L	Н	Х	Х	Х	Х	ILLEGAL
	Н	L	L	Н	Н	Х	Х	ILLEGAL
	Н	L	L	Н	L	Х	Х	ILLEGAL
	Н	L	L	L	Х	Х	Х	ILLEGAL
Dower Down	н	х	х	х	х	х	Х	INVALID, CLK(n-1) would exit power down
Power Down	L	Н	Х	Х	Х	Х	Х	Exit power down \rightarrow Idle
	L	L	Х	Х	Х	Х	Х	Maintain power down mode
	Н	Н	Н	Х	Х	Х		Refer to operations in Operative
	Н	Н	L	Н	Х	Х		Command Table
	Н	H	L	L	Н	Х		
	Н	H	L	L	L	Н	Х	Refresh
	Н	Н	L	L	L	L	Op-Code	
Both Banks	Н	L	Н	Х	Х	Х		Refer to operations in Operative
Idle	Н	L	L	Н	Х	Х		Command Table
	Н	L	L	L	Н	Х		
	Н	L	L	L	L	Н	Х	Self refresh (Note 17)
	н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table
	L	Х	Х	Х	Х	Х	Х	Power down ^(Note 17)
Row Active	н	х	х	х	х	Х	Х	Refer to operations in Operative Command Table
	L	Х	Х	Х	Х	Х	Х	Power down (Note 17)
	н	Н	х	х	х	х		Refer to operations in Operative Command Table
Any State Other than Listed above	н	L	х	х	х	х	х	Begin clock suspend next cycle (Note 18)
	L	Н	Х	Х	Х	Х	Х	Exit clock suspend next cycle
	L	L	Х	Х	Х	Х	Х	Maintain clock suspend
Remark: H - High lev		Low		V I	Jiah	orlo		

Remark: H = High level, L = Low level, X = High or Low level (Don't care)

Notes 17: Self refresh can be entered only from the both banks idle state.

Power down can be entered only from both banks idle or row active state. *Notes 18:* Must be legal command as defined in Operative Command Table

Package Description



±0.05